Adaptive Hardware Implementation for the Deblocking Filter Used in H.264/AVC Using System GeneratorEnter title

Abstract : Xilinx System Generator is a Matlab/Simulink high-level based design tool especially for the development of complex digital circuits using Hardware Description Language (HDL). In this paper we propose a high level model for the deblocking filter used in H.264/AVC using System Generator of Matlab/Simulink. Synthesis results are compared with implementations realized using RTL level. The proposed model allows for rapid edits of the architectures and permits the implementation of filters used in other standards and norms (HEVC for example). The proposed implementations are verified using Xilinx-Virtex5 platforms.
Type de document :
Communication dans un congrès
Liste complète des métadonnées

https://hal-univ-bourgogne.archives-ouvertes.fr/hal-01483750
Contributeur : Le2i - Université de Bourgogne <>
Soumis le : lundi 6 mars 2017 - 13:55:28
Dernière modification le : jeudi 25 octobre 2018 - 16:22:03

Identifiants

  • HAL Id : hal-01483750, version 1

Collections

Citation

Kamel Messaoudi, Amira Yahi, Messaoudi Newfel, Salah Toumi. Adaptive Hardware Implementation for the Deblocking Filter Used in H.264/AVC Using System GeneratorEnter title. International Conference on Embedded Systems in Telecommunications and Instrumentation (ICESTI'16), Oct 2016, Annaba, Algeria. ⟨hal-01483750⟩

Partager

Métriques

Consultations de la notice

47