 |
 |
Article dans une revue
A templated programmable architecture for highly constrained embedded HD video processing
Abstract : The implementation of a video reconstruction pipeline is required to improve the quality of images delivered by highly constrained devices. These algorithms require high computing capacities—several dozens of GOPs for real-time HD 1080p video streams. Today’s embedded design constraints impose limitations both in terms of silicon budget and power consumption—usually 2 mm2 for half a Watt.
This paper presents the eISP architecture that is able to reach 188 MOPs/mW with 94 GOPs/mm2 and 378 GOPs/mW using TSMC 65-nm integration technology. This fully programmable and modular architecture, is based on an analysis of video-processing algorithms. Synthesizable VHDL is generated taking into account different parameters, which simplify the architecture sizing and characterization.
https://hal-univ-bourgogne.archives-ouvertes.fr/hal-01949614
Contributeur : Lead - Université de Bourgogne <>
Soumis le : lundi 10 décembre 2018 - 11:37:10
Dernière modification le : vendredi 17 juillet 2020 - 14:54:11
Contributeur : Lead - Université de Bourgogne <>
Soumis le : lundi 10 décembre 2018 - 11:37:10
Dernière modification le : vendredi 17 juillet 2020 - 14:54:11