Revisiting the High-Performance Reconfigurable Computing for Future Datacenters - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Future internet Année : 2020

Revisiting the High-Performance Reconfigurable Computing for Future Datacenters

(1, 2) , (1) , (3) , (2)


Modern datacenters are reinforcing the computational power and energy efficiency by assimilating field programmable gate arrays (FPGAs). The sustainability of this large-scale integration depends on enabling multi-tenant FPGAs. This requisite amplifies the importance of communication architecture and virtualization method with the required features in order to meet the high-end objective. Consequently, in the last decade, academia and industry proposed several virtualization techniques and hardware architectures for addressing resource management, scheduling, adoptability, segregation, scalability, performance-overhead, availability, programmability, time-to-market, security, and mainly, multitenancy. This paper provides an extensive survey covering three important aspects—discussion on non-standard terms used in existing literature, network-on-chip evaluation choices as a mean to explore the communication architecture, and virtualization methods under latest classification. The purpose is to emphasize the importance of choosing appropriate communication architecture, virtualization technique and standard language to evolve the multi-tenant FPGAs in datacenters. None of the previous surveys encapsulated these aspects in one writing. Open problems are indicated for scientific community as well.

Dates et versions

hal-02565249 , version 1 (06-05-2020)



Qaiser Ijaz, El-Bay Bourennane, Ali Kashif Bashir, Hira Asghar. Revisiting the High-Performance Reconfigurable Computing for Future Datacenters. Future internet, 2020, Featured Reviews of Future Internet Research, 12 (4), pp.64. ⟨10.3390/fi12040064⟩. ⟨hal-02565249⟩
45 Consultations
0 Téléchargements



Gmail Facebook Twitter LinkedIn More