Accéder directement au contenu Accéder directement à la navigation
Communication dans un congrès

NoC based virtualized accelerators for cloud computing

Abstract : Hardware accelerators (HwAcc) provide good performance in computation intensive applications. Integrating hardware accelerators in a cloud environment is the optimal way to improve the quality of service. However, mapping all possible application statically into the reconfigurable fabric of the FPGA is rather impractical and prohibitively expensive in terms of resource and power consumption. This problem can be alleviated via time multiplexing the access to the underlying hardware resources by designing dynamically reconfigurable accelerators in the cloud. Two cloud service: Reconfigurable IPs as a Service (RIPaaS) and Reconfigurable Region as a Service (RRaaS) are considered in this paper. Similarly, the connection and communication between the accelerators and the reconfigurable control will not be efficient without the use of Network-on-Chip (NoC). In order to address these issues, we propose a NoC based virtualized accelerators for cloud computing. Reconfigurable accelerators communicate their status and exchange data through the routers connected to them. A Hypervisor is used as an intermediate level between the physical reconfigurable hardware and application layer to manage the FPGA resources. A 2x2-mesh NoC based reconfigurable accelerators for image analysis and matrix computation are implemented and tested showing a promising result for more scalable systems in cloud computing.
Type de document :
Communication dans un congrès
Liste complète des métadonnées

https://hal-univ-bourgogne.archives-ouvertes.fr/hal-01464550
Contributeur : Le2i - Université de Bourgogne <>
Soumis le : vendredi 10 février 2017 - 12:05:39
Dernière modification le : vendredi 21 août 2020 - 03:05:34

Identifiants

Citation

Hiliwi Leake Kidane, El-Bay Bourennane, Gilberto Ochoa-Ruiz. NoC based virtualized accelerators for cloud computing. 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC), Sep 2016, Lyon, France. pp.133-137, ⟨10.1109/MCSoC.2016.21⟩. ⟨hal-01464550⟩

Partager

Métriques

Consultations de la notice

439