Abstract : High-Level Synthesis (HLS) is a potential solution to increase the productivity of FPGA based real-time image processing development. It allows designers to reap the benefits of hardware implementation directly from the algorithm behaviors specified using C-like languages with high abstraction level. In order to close the performance gap between the manual and HLS based FPGA designs, various code optimization forms are made available in today's HLS tools. This paper proposes a HLS source code and directive manipulation strategy for real-time image processing by taking into account the applying order of different optimization forms. Experiment results demonstrate that our 2 approach can improve more effectively the test implementations comparing to the other optimization strategies.
Type de document :
Article dans une revue
Journal of Real-Time Image Processing, Springer Verlag, 2017
https://hal-univ-bourgogne.archives-ouvertes.fr/hal-01607065
Contributeur : Yannick Benezeth
<>
Soumis le : vendredi 8 décembre 2017 - 13:42:34
Dernière modification le : samedi 14 juillet 2018 - 01:05:35
